Delta-Sigma A/D-Converters [electronic resource] :Practical Design for Communication Systems / by Richard Gaggl.
by Gaggl, Richard [author.]; SpringerLink (Online service).
Material type:
BookSeries: Springer Series in Advanced Microelectronics: 39Publisher: Berlin, Heidelberg : Springer Berlin Heidelberg : 2013.Description: XVIII, 145 p. 88 illus., 47 illus. in color. online resource.ISBN: 9783642345432.Subject(s): Engineering | Systems engineering | Engineering | Signal, Image and Speech Processing | Electronic Circuits and Devices | Circuits and Systems | SemiconductorsDDC classification: 621.382 Online resources: Click here to access online | Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
| TA1637-1638 (Browse shelf) | Available | ||||
| TK7882.S65 (Browse shelf) | Available | ||||
| Long Loan | MAIN LIBRARY | TK5102.9 (Browse shelf) | Available |
Close shelf browser
| TK7882.S65 Adaptive Digital Filters | TK7882.S65 Study and Design of Differential Microphone Arrays | TK7882.S65 Hierarchical Neural Network Structures for Phoneme Recognition | TK7882.S65 Delta-Sigma A/D-Converters | TK7882.S65 Brain-Computer Interface Research | TK7882.S65 Topological Signal Processing | TK7882.S65 Intelligent Audio Analysis |
Limitations of Delta-Sigma Converters -- A Delta-Sigma Converter with Dynamic-Biasing Technique -- A feed-forward Delta-Sigma Converter for ADSL -- A Delta-Sigma Converter for WLAN using a TEQ.
The emphasis of this book is on practical design aspects for broadband A/D converters for communication systems. The embedded designs are employed for transceivers in the field of ADSL solutions and WLAN applications. An area- and power-efficient realization of a converter is mandatory to remain competitive in the market. The right choice for the converter topology and architecture needs to be done very carefully to result in a competitive FOM. The book begins with a brief overview of basic concepts about ADSL and WLAN to understand the ADC requirements. At architectural level, issues on different modulator topologies are discussed employing the provided technology node. The design issues are pointed out in detail for modern digital CMOS technologies, beginning with 180nm followed by 130nm and going down to 65nm feature size. Beside practical aspects, challenges to mixed-signal design level are addressed to optimize the converters in terms of consumed chip area, power consumption and design for high yield in volume production. Thus, careful considerations on circuit- and architectural- level are performed by introducing a dynamic-biasing technique, a feed-forward approach and a resolution in time instead of amplitude resolution.
There are no comments for this item.