Electromigration Modeling at Circuit Layout Level [electronic resource] /by Cher Ming Tan, Feifei He.
by Tan, Cher Ming [author.]; He, Feifei [author.]; SpringerLink (Online service).
Material type:
Item type | Current location | Call number | Status | Date due | Barcode |
---|---|---|---|---|---|
T55-T55.3 (Browse shelf) | Available | ||||
TA403.6 (Browse shelf) | Available | ||||
Long Loan | MAIN LIBRARY | TA169.7 (Browse shelf) | Available |
Close shelf browser
QD410-412.5 Transition Metal Organometallic Chemistry | QC902.8-903.2 Governments’ Responses to Climate Change: Selected Examples From Asia Pacific | BL1-2790 Proselytizing and the Limits of Religious Pluralism in Contemporary Asia | T55-T55.3 Electromigration Modeling at Circuit Layout Level | TK7876-7876.42 Microwave Systems Design | LC149-161 Literacy and Language in East Asia | GB450-460 Reef-Platform Coral Boulders |
Introduction -- 3D Circuit Model Construction and Simulation -- Comparison of EM Performance in Circuit Structure and Test Structure -- Interconnect EM Reliability Modeling at Circuit Layout Level -- Conclusion.
Integrated circuit (IC) reliability is of increasing concern in present-day IC technology where the interconnect failures significantly increases the failure rate for ICs with decreasing interconnect dimension and increasing number of interconnect levels. Electromigration (EM) of interconnects has now become the dominant failure mechanism that determines the circuit reliability. This brief addresses the readers to the necessity of 3D real circuit modelling in order to evaluate the EM of interconnect system in ICs, and how they can create such models for their own applications. A 3-dimensional (3D) electro-thermo-structural model as opposed to the conventional current density based 2-dimensional (2D) models is presented at circuit-layout level.
There are no comments for this item.