Koha online

Your cart is empty.
Normal view MARC view ISBD view

Memory-Based Logic Synthesis [electronic resource] /by Tsutomu Sasao.

by Sasao, Tsutomu [author.]; SpringerLink (Online service).
Material type: materialTypeLabelBookPublisher: New York, NY : Springer New York : 2011.Description: XII, 189p. online resource.ISBN: 9781441981042.Subject(s): Computer aided design | Systems engineering | Energy | Energy, general | Circuits and Systems | Computer-Aided Engineering (CAD, CAE) and DesignDDC classification: 621.042 Online resources: Click here to access online
Contents:
Introduction -- Basic Elements -- Definitions and Basic Properties -- MUX-Based Synthesis -- Cascade-Based Synthesis -- Encoding Method -- Functions with Small C-Measures -- C-Measure of Sparse Functions -- Index Generation Functions -- Hash-Based Synthesis -- Reduction of the Number of Variables -- Various Realizations -- Conclusions.
In: Springer eBooksSummary: This book describes the synthesis of logic functions using memories. It is useful to design field programmable gate arrays (FPGAs) that contain both small-scale memories, called look-up tables (LUTs), and medium-scale memories, called embedded memories.  This is a valuable reference for both FPGA system designers and CAD tool developers, concerned with logic synthesis for FPGAs.  Anyone using logic gates to design logic circuits, you can benefit from the methods described in this book.  Describes in detail the synthesis of logic functions using memories;  Introduces a look-up tables (LUT) cascade as a new architecture for logic synthesis;  Shows logic design methods for index generation functions;  Introduces C-measure, which specifies the complexity of Boolean functions;  Introduces hash-based design methods, which efficiently synthesize index generation functions by pairs of smaller memories and can be applied to IP address tables, packet filtering, terminal access controllers, memory patch circuits, virus scanning circuits, intrusion detection circuits, fault map of memories, code converters and pattern matching.  
Tags from this library: No tags from this library for this title. Add tag(s)
Log in to add tags.
    average rating: 0.0 (0 votes)
Item type Current location Call number Status Date due Barcode
MAIN LIBRARY
QC71.82-73.8 (Browse shelf) Available

Introduction -- Basic Elements -- Definitions and Basic Properties -- MUX-Based Synthesis -- Cascade-Based Synthesis -- Encoding Method -- Functions with Small C-Measures -- C-Measure of Sparse Functions -- Index Generation Functions -- Hash-Based Synthesis -- Reduction of the Number of Variables -- Various Realizations -- Conclusions.

This book describes the synthesis of logic functions using memories. It is useful to design field programmable gate arrays (FPGAs) that contain both small-scale memories, called look-up tables (LUTs), and medium-scale memories, called embedded memories.  This is a valuable reference for both FPGA system designers and CAD tool developers, concerned with logic synthesis for FPGAs.  Anyone using logic gates to design logic circuits, you can benefit from the methods described in this book.  Describes in detail the synthesis of logic functions using memories;  Introduces a look-up tables (LUT) cascade as a new architecture for logic synthesis;  Shows logic design methods for index generation functions;  Introduces C-measure, which specifies the complexity of Boolean functions;  Introduces hash-based design methods, which efficiently synthesize index generation functions by pairs of smaller memories and can be applied to IP address tables, packet filtering, terminal access controllers, memory patch circuits, virus scanning circuits, intrusion detection circuits, fault map of memories, code converters and pattern matching.  

There are no comments for this item.

Log in to your account to post a comment.
@ Jomo Kenyatta University Of Agriculture and Technology Library

Powered by Koha