Normal view MARC view ISBD view

Hierachical Modeling for VLSI Circuit Testing

by Bhattacharya Debashis.
Publisher: Boston Kluwer academic Publishers 1990Description: p159.ISBN: 079239058x.Subject(s): Integrated Circuits
Tags from this library: No tags from this library for this title. Add tag(s)
Log in to add tags.
    average rating: 0.0 (0 votes)
Item type Current location Call number url Status Date due Barcode
Long Loan MAIN LIBRARY
TK7874.B48 1990 (Browse shelf) 7240 Available 27683

There are no comments for this item.

Log in to your account to post a comment.
@ Jomo Kenyatta University Of Agriculture and Technology Library

Powered by Koha